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Building a Post-Layout Simulation Performance Model with
Global Mapping Model Fusion Technique
Zhikai Wang, Wenfei Hu, Sen Yin, Ruitao Wang, Jian Zhang, Yan Wang , and Zuochang Ye
Abstract: Building a post-layout simulation performance model is essential in closing the loop of analog circuits, but
it is a challenging task because of the high-dimensional space and expensive simulation cost. To facilitate efficient
modeling, this paper proposes a Global Mapping Model Fusion (GMMF) technique. The key idea of GMMF is to
reuse the schematic-level model trained by the Artificial Neural Network (ANN) algorithm, and combine it with few
mapping coefficients to build the post-simulation model. Furthermore, as an efficient global optimization algorithm,
differential evolution is applied to determine the optimal mapping coefficients with few samples. In GMMF, only a
small number of mapping coefficients are unknown, so the number of post-layout samples needed is significantly
reduced. To enhance practical utility of the proposed GMMF technique, two specific mapping relations, i.e., linear or
weakly no-linear and nonlinear, are carefully considered in this paper. We conduct experiments on two topologies
of two-stage operational amplifier and comparator in different commercial processes. All the simulation data for
modeling are obtained from a parametric design framework. A more than 5 runtime speedup is achieved over ANN
without surrendering any accuracy.
Key words: post-layout simulation performance model; Global Mapping Model Fusion (GMMF); Artificial Neural
Network (ANN); few mapping coefficients; differential evolution
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Introduction

Recently, the expanding markets of emerging
applications, such as 5G communication, automotive
technology, and the Internet of Things (IoT), have
created large demands for analog and Radio Frequency
(RF) Integrated Circuits (ICs)[1] . However, although
the automation of digit ICs has been significantly
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improved over the past decades, the design process of
traditional analog and RF ICs has always required a
certain amount of long-time manual operations due to
parasitic iterations, which severely prolong the whole
development period.
To solve this problem, realizing the automatic
size of the analog circuits has attracted widespread
research interests. Formulated as a constrained nonlinear
optimization problem, automated analog circuit sizing
can be solved using well-developed optimization
algorithms[2, 3] . Furthermore, closing the design loop
to synthesize GDSII files can be further taken into
consideration[4] , with generator-based tools, such as
Berkeley Analog Generator Two (BAG2)[5] , which can
generate clean Design Rule Check (DRC), Layout
Versus Schematic (LVS) layouts, and post-layout
simulation data.
Generally, classical analog circuit optimization
approaches can be classified into two categories, i.e.,
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the model-based and simulation-based approaches[6–8] .
Simulation-based optimization methods are not
applicable for post-layout optimization when
considering the time-consuming generation and
simulation cost of post-layout. Without a direct model
to predict the post-layout simulation performances, the
analog and RF layouts have been much considered as an
art that stubbornly defies all attempts for optimization[9] .
Therefore, appropriate modeling and analysis should
be performed for clean post-layout simulation results.
Once such performance models are available, they
can be applied to be used as simulators to predict the
performance of post-layout simulations and speed up
the process of optimizing the layout size. However, it
is challenging to build a computationally affordable
performance model for post-layout simulations[10] .
Layout parasitics are added to the netlist during layout
extraction, which results in a three-fold consequence:
 High-dimensional space: If a large number of
parasitic resistors and capacitors are taken into
consideration, then the post-layout model requires
more coefficients than the schematic simulation
model. To accurately model the post-layout simulation
performances, a large number of new coefficients
must be utilized in the modeling process. That is,
the performance models should be generally highdimensional.
 Strong nonlinearity: Nonlinear models are required
to accurately predict the post-layout simulation
performances. In general, linear or second-order
regression techniques are difficult to accurately fit the
post-layout simulation models.
 Expensive circuit simulation: The computational
cost of circuit simulations substantially increases, as
the netlist of the layout-level size becomes increasingly
large. Therefore, although we can quickly generate
parametric layouts and perform automatic parasitic
extraction, a post-layout simulation is still very
expensive. Commonly, running post-layout simulations
of large Analog and Mixed-Signal (AMS) circuits
(e.g., Phase-Locked Loops (PLL) and Analog-to-Digital
Converter (ADC)) can take days or even weeks[11] .
Techniques[12–14] relying on Least-Squares (LS) fitting
solve model coefficients from an over-determined linear
equation. Thus, the number of sampling points must be
equal to or greater than the number of model coefficients.
As a result, these techniques may be outdated when
applied to this issue. Some novel approaches have
been proposed to improve the accuracy and efficiency

of high-dimensional models, including Orthogonal
Matching Pursuit (OMP)[15] , Bayesian model fusion[10] ,
tensor computation[16] , structure-aware modeling[17] ,
and Artificial Neural Networks (ANNs)[18] , etc. These
methodologies were systematically reviewed in Ref.
[19]. However, the fundamental post-layout modeling
issue has not been appropriately addressed by the stateof-the-art performance modeling techniques, e.g., the
recent sparse regression algorithms based on OMP
or Bayesian model fusion. The ANNs algorithms are
particularly suitable for approximating high-dimensional
and highly nonlinear models that may be used for
the post-layout modeling process. However, sufficient
samples are generally needed in the ANN training
process to achieve a high modeling accuracy.
Recently, reusing early data for modeling or
optimization has become a research trend[4, 10, 11] . At
each stage, the simulated data are collected to verify the
circuit designs before proceeding to the next step stage.
In other words, a mapping relation may exist between
schematic and post-layout simulation performances.
In this study, we explore the application of the
heuristic algorithm and machine learning (e.g., ANNs)
algorithm to address the mentioned challenge on the
post-layout model. We rethink about the modeling
process and focus on its simple mapping relation with
the schematic model instead of the complex highdimensional and nonlinear post-layout model. We also
aim to determine the optimal mapping coefficients by
the Differential Evolution (DE) algorithm.
The main contributions are summarized as follows:
(1) We propose a Global Mapping Model Fusion
(GMMF) technique to reuse the schematic model. As the
number of model coefficients to be solved decreases, the
number of samples required for post-layout modeling is
greatly reduced. GMMF achieves a runtime speedup of
more than five times over ANNs without sacrificing any
accuracy.
(2) We discuss two specific optimal parameter
determination methods, i.e., Gradient-Based Search
(GBS) and Evolution-Based Search (EBS), in the process
of solving the unknown mapping coefficients of GMMF.
(3) We propose a parametric design framework to
support tests of the GMMF technique, which can
generate simulation data. The high-level language
Python is applied to regard the circuit and layout as
functions, which could be directly edited and avoid using
a Graphical User Interface (GUI) of CADENCE.
The rest of this paper is organized as follows. In
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Section 2, we review the technical background and
related works. In Section 3, we present the proposed
GMMF. In Section 4, we demonstrate the efficacy
of GMMF by presenting two circuit examples and
introduce the proposed analog and RF circuit generator,
which is used as a tool to generate simulation data
for modeling. Finally, in Section 5, we present the
conclusions of the paper.

2.1

Related works

To solve Eq. (1), we need to determine the optimal
model coefficient ˛ . The LS fitting method is a common
technique, which first generates a number of samples and
then solves the model coefficients ˛ from the following
equation:
˛Dy
G˛
(5)
where

2

˛ D Œ˛1 ˛2 ˛3    ˛N T ;

Background

Mathematically, the objective of performance
modeling is to approximate the post-layout simulation
performance as an analytical function of the device-level
variables (e.g., width and length of MOSFET). In this
paper,
N
X
yL D fL .xL / D
˛Ln gn .xL /
(1)
nD1

where xL represents the post-layout design variables, yL
represents the performances of interest, ˛Ln represents
the unknown model coefficents, and gn ./.n D 1;
2; : : : ; N / represents the basis functions of the postsimulation model. Orthonormal polynomials are usually
adopted as the basis function[11, 15] . Here, we can assume
that the basic functions are normalized and orthogonal,
(
Z C1
0; i 6D j I
gi .xL /  gj .xL /  pdf.xL /dx D
1; i D j
1
(2)
where pdf() is a probability density function.
If we consider the design variables as being onedimensional (1D), then orthonormal polynomials with a
normally distributed xL can be expressed as
.x2 1/
g1 .xL / D 1; g2 .xL / D xL ; g3 .xL / D Lp
;:::
2
(3)
In fact, design variables often have more dimensions.
Then, the 1D case in Eq. (3) can be extended to twodimensional (2D) case,
g1 .xL1 ; xL2 / D 1;
g2 .xL1 ; xL2 / D xL1 ;
g3 .xL1 ; xL2 / D xL2 ;
2
.xL1
1/
;
p
2
g5 .xL1 ; xL2 / D xL1  xL2 ;
::
:

g4 .xL1 ; xL2 / D

(4)

More details on the orthonormal polynomial technique
can be found in Ref. [15].

y D Œy .1/ y .2/ y .3/
2
g1 .x .1/ / g2 .x .1/ /
6
6 g1 .x .2/ / g2 .x .2/ /
GD6
::
::
6
:
:
4
.K/
g1 .x / g2 .x .K/ /

   y .K/ T ;


::
:

3
gN .x .1/ /
7
gN .x .2/ / 7
7:
::
7
:
5

: : : gN .x .K/ /

This issue is treated as an optimization problem[20] to
minimize Formula (6),
˛ jj2
jjy G˛
(6)
where jj  jj2 stands for the L2-norm of a vector.
Equation (5) is overdetermined, so the number of
samples K must be greater than the number of model
coefficients N . Furthermore, LS fittings tend to overfit
if the number of coefficients is largely relative to the
number of samples. When it is applied to post-layout
simulation performance models, which usually have
a large number of model coefficients N , the number
of samples K needed will be huge. However, each
sample is generated by running an expensive post-layout
simulation on the simulator, which means that the LS
fitting method is outdated for post-layout modeling.
In the past few decades, some sparse regression
algorithms have been applied to solve highdimensional models related to LS fitting[19, 21–24] .
Underdetermined linear equations have been solved
instead of overdetermined equations by taking
advantage of the fact that most model coefficients
of high-dimensional performance models are close
to zero. Mathematically, sparsity information can be
incorporated by setting an upper bound on the number
of non-zero coefficients, incorporating an L0 norm into
the regression problem[19] .
As an efficient sparse regression algorithm, the
OMP[15] applies a greedy method to determine important
basis functions and use them to build the model.
However, although the OMP algorithm has been
successfully applied to many practical experiments, it
still requires a large number of sampling points to build
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high-dimensional and nonlinear models. More details
about the OMP can be found in Refs. [15, 25].
Recently, the statistical framework Bayesian Model
Fusion (BMF) has been proposed for post-silicon
tuning[10, 11, 26] . BMF is based on the assumption that
an early stage (e.g., schematic) model or data are
already available. Then, a relatively small number of
late-stage (e.g., post-layout) simulations may be required
by applying Bayesian inference. BMF determines the
optimal late-stage performance model by combining
prior knowledge and few late-stage simulation samples.
By reusing the schematic simulation performance model
through BMF, the computational cost for post-layout
performance modeling can be substantially reduced[27] .
Moreover, Co-Learning BMF (CL-BMF) was proposed
in Ref. [28]. Unlike traditional approaches, CL-BMF
explores multiple performance metrics to learn side
information in addition to prior knowledge on model
coefficients[28–30] . However, these approaches based
on Bayesian inference are not feasible in a postlayout environment without sufficient schematic model
information, as in our case.
A comprehensive review of the OMP and BMF
techniques can be found in Ref. [27], which also presents
a comparison of two different models on various circuits.
A common feature of OMP and BMF techniques is
leveraging sparsity inherent in the performance modeling
problem. However, a reasonable model with only a few
non-zero coefficients may be expected, which means
they may not be practical in some cases.
2.2

Artificial neural network

Recent progress in machine learning has prompted
advances in various fields, such as computer vision,
speech recognition, natural language processing,
robotics, and autonomous driving. As an important
branch of machine learning, ANNs have been applied
in a variety of fields[31, 32] . Goulermas et al.[33]
demonstrated the functional estimation capability of the
ANNs, and Ref. [34] demonstrated that ANN functional
surrogates perform better than support vector machines
and Kriging surrogates in cases with a very limited
amount of training data. ANNs have been used in
modeling devices[35, 36] and circuits[37, 38] in several
innovative ways, which show a good model fitting
ability. Moreover, ANNs are particularly suitable for
approximating high-dimensional and highly nonlinear
models. Thus, if the cost of sampling is not considered,
then we can use ANNs to fit the post-layout model

perfectly.
In Ref. [39], a 3LP model shown in Fig. 1 was
applied to fit a post-silicon receiver equalization
metamodeling, with n inputs, h hidden neurons, and
m outputs. They used several designs of experimental
techniques to determine a neural model which is
capable of approximating the real system behaviors
without requiring a large number of actual measurements.
However, it surrenders a certain level of accuracy.
In most cases, the performance of post-layout
simulation is similar to that of schematic simulation,
and designers often utilize the results of the schematic
simulation to roughly estimate the layout size. In
this paper, the mapping relation between schematic
design variables (simulation performances) and postlayout design variables (simulation performances) is
considered as a mathematical calculation. Motivated
by these observations, we propose the GMMF algorithm
to reuse early-stage data. GMMF starts with a pretrained performance model like ANNs on the schematic
simulation, and then reuses the model in mapping
relation. It determines the optimal mapping relation
between the schematic and post-layout simulation
performances using the DE algorithm and builds the postlayout model by only using few post-layout samples.

3

GMMF

The goal of the modeling process is to build a
performance model with a clean post-layout simulation.
Generally, people regard the post-layout model as a
black box and build the model with a large number
of samples. However, in GMMF, we assume that
post-layout design simulation performances are similar
(actual relations may be complicated) to schematic
simulation performances. GMMF reuses the pre-trained
model and builds the post-layout model with few

Fig. 1 3LP model with n inputs, h inner-product hidden
neurons, and m linear output neurons.

Tsinghua Science and Technology, June 2022, 27(3): 512–525

516

samples. In other words, GMMF do not directly solve
the high-dimensional model with a large number of
unknown coefficients but a small number of mapping
coefficients.
Figure 2 shows the flowchart of GMMF. Latin
Hypercube Sampling (LHS) is an approximate random
sampling method from the distribution of multivariate
parameters. GMMF takes the ultra-average LHS
algorithm to obtain the input variables of pre-simulation
and post-simulation. Then, the design framework
generates pre-simulation and post-simulation data in
batches through these variables. Abundant schematic
simulation data are used to train an ANN model
perfectly.
In this paper, we use an ANN as pre-model in
GMMF owing to the following reasons. As can be
concluded from the literature, ANNs are very suitable for
circuit performance modeling when the training data are
large. In general, schematic-level simulations are very
inexpensive compared to post-simulations, so a large
amount of training data can be obtained. In practice,
compared with the traditional GPR, OMP, and BMF,
the ANN algorithm shows a stronger fitting efficiency,
especially with sufficient quantity. Thus, the well-trained
ANN model can be reused as a simulator to obtain presimulation performances.
Finally, we can use simple mapping coefficients to
obtain post-simulation performance from post-design
variables and pre-simulation performance. Therefore,
the solution of unknown mapping coefficients becomes
the main difficulty of GMMF. To solve it, the DE
algorithm is used to optimize the mapping coefficients
to minimize the training error. During each iteration in
the DE algorithm, we establish the function between xL

and yL by mapping coefficients and the ANN model.
In GMMF, only a small number of mapping
coefficients are unknown, so the number of post-layout
samples needed is greatly reduced.
3.1

Basic definition

We consider two different performance models, the
schematic simulation performance model fE ./ and postlayout simulation performance model fL ./,
yE D fE .xE /

(7)

yL D fL .xL /

(8)

where xE D fxE1 ; xE 2 ; : : : ; xE n g represents the
schematic design variables, xL D fxL1 ; xL2 ; : : : ; xLn g,
yE represents the schematic simulation performances,
and yL represents the post-layout simulation
performances.
In fact, the existence of parasitics can make process
variables perturbed. For the analysis, the design variables
xL are mapped to xE because of the change in process
variables, although actual design variables cannot change
during the parasitic extraction. Considering that there is
a certain mapping relation g.x/ between the schematic
and post-layout design variables, g.x/ is defined as
xE D g.x/ D A  xL C B

(9)

where A D fa1 ; a2 ; : : : ; an g and B D fb1 ; b2 ; : : : ; bn g
represent the mapping coefficients. Here, we can
further assume that A fluctuates around 1, and B
fluctuates around 0. Furthermore, yE can be obtained
by reusing the ANN model. Then, we further consider
the corresponding relation h./ between yL and xL , yE ,
which is defined in the following:
yL D h.xL ; yE / D h.xL ; fE .g.xL ///

(10)

Therefore, we can obtain yL using xL by these
unknown model coefficients. We aim to optimize the
model parameters to minimize the fitting error,
jjy
fL .xL ; ˛ L /jj2
EL D L
(11)
jjyL jj2
Thus, we can determine the best unknown parameters
./
˛L
,
./
˛L /jj2
˛L
D argminjjEL .˛
(12)
3.2

Fig. 2

Flowchart of the proposed GMMF.

Training the model on the schematic using
ANNs

As mentioned in Section 2, ANNs are particularly
suitable for approximating high-dimensional and highly
nonlinear relations when the samples are suffficient, in
contrast to conventional methods, such as numerical
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curve-fitting, empirical modeling, or response surface
approximations[40] .
Due to its good fitting ability, we can use the ANN
technique to fit this schematic model. Our goal is
to build a schematic model. MultiLayer Perceptrons
(MLPs) are feed-forward networks widely used as the
preferred ANN topology, and the BackPropagation
algorithm (BP) is a supervised learning algorithm,
which is often used to train MLPs.
The algorithm for training the ANN is shown in Fig. 3.
We first define the learning ratio and acceptable modeling
error "0 , and split the pairs of xE and yE into the learning
and testing datasets, respectively. All the data used to
train the model are generated from our design framework.
The learning process begins by initializing the ANN
weights with arbitrary values using a random number
generator[41] . The required complexity of the ANNs,
determined by the number of hidden neurons, depends
on the generalization performance for a given set of
training and testing data. In GMMF, the weights and
thresholds of the ANN layers are adjusted by the BP
method to minimize the error sum of squares.
3.3

DE algorithm

The DE algorithm, proposed by Storn and Price[42] , is an

efficient global optimization algorithm. It is a heuristic
search algorithm based on the population, where each
individual in the population corresponds to a solution
vector. The flow of the DE algorithm is as follows.
First, two individuals are selected from the parent
individuals to perform vector difference and generate
a difference vector. Second, another individual is
selected and the difference vector is summed to
generate an experimental individual. Third, the
parent individual and corresponding experimental
individuals perform crossover operations to generate
new offspring individuals. Finally, operations between
parent individuals and offspring individuals are selected,
and the individuals that meet the requirements in the
next generation population are saved. The DE algorithm
jumps out of the evolutionary process when it reaches
the end of the evolutionary generation or desired result.
A detailed introduction of the DE algorithm can be seen
in Ref. [43].
During each iteration in the DE algorithm process, we
establish the function between xL and yL by mapping
coefficients and the ANN model, and calculating the
training error of post-simulation model.
3.4

Two specific implementations of GMMF

We assume that the mapping relation h.x/ in Eq. (10)
between the schematic and post-layout simulation
performances has two cases: (1) linear or weakly
nonlinear, and (2) nonlinear. Therefore, to enhance the
practical utility of the proposed GMMF method, we
consider two specific methods to determine optimal
parameters, including EBS and GBS. In this section,
we will discuss two implementation methods of GMMF
in detail.
3.4.1 EBS

Fig. 3

Flowchart of pre-trained ANN model.

In some circuits, especially working in a low frequency,
the performance varies between schematic and postlayout simulations may be small. Therefore, we can
consider the mapping model as linear. Then, once the
the form of the parameters is defined, it can be uniquely
determined. We can use the DE algorithm to search for
the global optimal mapping coefficients to minimize the
modeling error. The flow of EBS, shown in Algorithm 1,
takes the linear mapping model as an example, which is
described as follows: In EBS, g.x/ is defined as Eq. (1),
and h.x/ is rewritten as follows:
yL D h.x/ D C  x C D
(13)
where x D fxL1 ; xL2 ; : : : ; xLn ; yE g, C D fc1 ; c2 ; : : : ;
cn ; cnC1 g, and D D fd1 ; d2 ; : : : ; dn ; dnC1 g.
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Algorithm 1 EBS
Input: Define control parameters of DE algorithm, population
M , generation T , and acceptable error 0 ;
Output: Optimal mapping coefficients of the model
fAopt ; Bopt ; Copt ; Dopt g;
1: Set the upper and lower bounds of parameters as search space;
2: t =1;
3: for i 2 Œ1; M  do
Initialize all the parameters A ti ; B ti ; C ti ; and D ti by Latin
4:
hypercube algorithm, then determine the model error E ti
defined in Eq. (11) with .xL ; yL /;
5: end for
6: while jE ti j > 0 or t 6 T do
7:
for i 2 Œ1; M  do
8:
Mutation and crossover, then select optimal parameters
A ti ; B ti ; C ti ; and D ti by minimizing the model error;
9:
end for
10:
t D t C 1;
11: end while
12: return fAopt ; Bopt ; Copt ; Dopt g;

We first define the number of mapping coefficients,
set the number of generations and acceptable error 0 ,
and give the search space of mapping coefficients. Then,
the parameter value is initialized by the LHS algorithm.
We solve the optimal mapping coefficients through the
DE algorithm process.
3.4.2

GBS

In Section 3.4.1, we assume that the mapping model
is linear or quadratic. However, the aforementioned
assumption does not always hold in practice. In this
section, we consider an important scenario where this
assumption is not valid. Complex parasitic coupling may
aggravate the complexity of the mapping model which
cannot be determined by mathematical expressions.
Namely, the mapping model may be nonlinear, and the
EBS algorithm is invalid to solve the unknown mapping
coefficients.
Fortunately, if the grad of h.x/ is available, we can
use gradient-based algorithms (e.g., ANNs, polynomial
regression, and Lasso) to solve them. Namely, the h.x/
model can be fitted through the gradient-based algorithm
with few model coefficients. However, the problem of
getting caught in local optimality can arise when only
using gradient-based methods. Therefore, we reuse the
ANN model, and combine DE with an MLPs model to
solve the unknown mapping coefficients. The flow of
GBS is as shown in Algorithm 2.
In GBS, h.x/ is defined by the MLPs algorithm. The
DE algorithm is used to identify the optimal perturbation

Algorithm 2 GBS
Input: Define control parameters of DE algorithm, population
M , generation T , acceptable error 0 , and basic parameters
of MLP;
Output: Optimal mapping coefficients of the model fAopt ; Bopt g,
the optimal mapping model of MLP;
1: Set the upper and lower bounds of parameters as search space;
2: t=1;
3: for i 2 Œ1; M  do
4:
Initialize all the parameters A ti and B ti by Latin
hypercube algorithm, then determine the model error E ti
defined in Eq. (11) with .xL ; yL /;
5: end for
6: while jE ti j > 0 or t 6 T do
7:
for i 2 Œ1; M  do
8:
Mutation and crossover, then select optimal parameters
A ti and B ti by minimizing the model error;
9:
end for
10:
t D t C 1;
11: end while
12: return fAopt ; Bopt g, and the optimal mapping model of MLP;

parameters A and B to ensure that MLPs can achieve a
great fitting effect.
Both GBS and EBS can be used to solve the linear
mapping models, but only GBS is applicable for solving
the nonlinear mapping models. However, GBS is not
competent at modeling the non-gradient performances.
All errors are calculated through the cross-validation
method, which is mentioned in Section 3.5.
3.5

Cross-validation

In our experiment, the dataset used to train the model
is relatively small, which may lead to overfitting.
Therefore, in order to avoid overfitting, we use timefolding cross-validation for training and validation to
obtain a good regression. We divide the entire data
into J groups and each run results in an error value
ej .j D 1; 2; : : : ; J ) that is measured from a unique
group of data points. Note that the training data for the
coefficient estimation and the testing data for the error
estimation are not overlapped. Therefore, overfitting can
be easily detected. Moreover, J different groups should
be selected for error estimation. The final modeling error
is computed as the average of fej jj D 1; 2; : : : ; J g, i.e.,
e D .e1 C e2 C    C eJ /=J .

4

Experimental Result

In this section, two circuit examples designed in different
commercial CMOS processes are used to demonstrate
the efficacy of the proposed model fusion technique
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GMMF (i.e., GBS and EBS). The schematic and postlayout circuits are designed and simulated under the
same Process, Voltage, and Temperature (PVT) corner.
The circuits and simulation data are generated from a
novel procedural generator framework introduced in
Section 4.1. To demonstrate the proposed technique,
three different performance modeling algorithms on the
post-layout are implemented and compared, i.e., ANN,
EBS, and GBS.
In our experiments, the relative modeling error is
defined in Eq. (11). The total cost for performance
modeling consists of two major portions: (1) simulation
cost (i.e., the cost of all schematic and post-layout
samples), and (2) fitting cost (i.e., the cost of solving
all unknown mapping coefficients). Note that our
experiment does not consider the time of each layout
generation and RC extraction, which can increase the
total cost of the post-layout simulation. All related
experiments are performed on an Intel (R) Core (TM)
i7-6500U CPU @ 2.50 GHz laptop.
4.1

Parametric framework flow

To generate many schematic and post-layout simulation
data supporting the GMMF process, we propose a
procedural design framework. Unlike other algorithmbased frameworks that usually require designers to
prepare very detailed constraints as inputs of the
training, we define a user-oriented Python Application
Programming Interface (API). Editing the schematic
and layout directly through Python API, the users can
perform schematic generation, pre-simulation in the test
bench, clean layout generation, layout verification, and
post-simulation in the test bench in batches, and can
easily switch processes and models.
Limited by pages, we only briefly introduce this
framework.
4.1.1

4.1.2

Schematic generator

To run a pre-simulation in test bench, we define a
novel schematic generator that directly edits netlists
instead of using the GUI of CADENCE. Large-scale
circuits are composed of simple blocks (e.g., rail-to-rail
full differential Operational Transconductance Amplifier
(OTA) and comparator) which are made from pattern
libraries (e.g., differential input and cascade topology).
Then, we can recombine various patterns for different
circuits which are reusable. Figure 4 shows different
patterns, which consist of various devices, including
capacitor and NMOS.
4.1.3

Post-layout generator

We develop a procedural layout generator that is SKILLbased. Instead of relying on layout reference units built
by hand designers in BAG2, we define automatic units
using Python and SKILL languages. The whole flow of
layout generator is shown in Fig. 5, from Parameterized
Cells (PCells) to pattern libraries, which can form all
kinds of parameterized circuits.
The PCells, such as inductors and transformers,
shown in Fig. 6, named as non-process design kits, are
generated in different nodes.
We also develop flexible and template-portable
engines, i.e., placement and routing engines, which can
be reused in device PCells, pattern PCells, and circuit
PCells.

Universal test bench

Simulation analysis statements, such as AC and transient,
are similar and independent of specific circuits and
nodes, whether in HSPICE or Spectre format. Therefore,
we have established universal test bench classes which
are based on Python. Designers can directly call various
circuit functions (i.e., schematic or post-layout netlists)
and perform rapid simulations in the test bench classes.
Namely, a test bench is used as a universal template to
run schematic and post-layout simulations.

Fig. 4

Fig. 5

Examples of pattern libraries.

Main flow of the layout generator.

Tsinghua Science and Technology, June 2022, 27(3): 512–525

520

Fig. 6

4.1.4

Examples of PCells.

Verification and post-layout simulation

Layout verification is an important part of IC design
before tape-out. Therefore, we convert commercial
CALIBRE tools into Python classes supporting DRC and
LVS. Furthermore, we can use CALIBRE PEX or three
dimensional electromagnetic simulation tools of Python
API to obtain post-layout netlists, and run simulations
in the test bench. Finally, we can realize automatic
layout verification, parasitic extraction, and post-layout
simulation, providing a lot of data for the model.
In particular, the framework can automatically
generate passive devices as PCells which are commonly
used in millimeter-wave circuits, and perform
electromagnetic simulations to obtain required data and
images.
4.1.5

Process migration

In our framework, the Python functions, whether
schematic or post-layout, are process-portable. All
the schematics are parametric, and we can use them
in different nodes by just modifying Python functions.
Despite vast differences in the device geometry and
design rules, the layout floorplan for a circuit used
in a given context/application almost always has
many largely invariant characteristics[5] . In the layout
generator, all PCells are DRC lean, and the relative sizes
of them change according to process and rule files.
4.2

Two stage operational amplifier

Figure 7 shows the circuit and layout of the OPerational
AMPlifier (OP-AMP) generated from our framework.
The goal is to model three post-layout performance
metrics, i.e., gain, GainBandWidth (GBW), and Phase
Margin (PM). We set five variables, and for the size of
each transistor, we limit the number of fingers to any
integer number between 15 and 22. The grid size of the
modeling space is 16 807.
Experiments are performed from 30 to 1000 samples
on the ANN, GBS, and EBS algorithms. Figure 8

Fig. 7

Schematic and layout of the OP-AMP circuit.

demonstrates how the post-layout performance modeling
error varies with the number of post-layout training
samples in different processes. Note that for the three
techniques, the modeling error decreases as the number
of samples increases. However, given the same number
of post-layout training samples, both GBS and EBS
can achieve substantially higher accuracy than ANN,
especially if only few samples are available. These
results are summarized in Tables 1 and 2, which
further compare the modeling error and cost of different
techniques.
As shown in Tables 1 and 2, both GBS and EBS
achieve a runtime speedup of more than 8 over ANN
without sacrificing accuracy.
4.3

Comparator

Figure 9 shows the schematic and layout of COMparator
(COM) which is an important module of ADC. We aim
to model the post-layout performance metric, i.e., the
output delay. We set seven variables, and for the size
of each transistor, we limit the number of fingers to any
integer number between 2 and 9. The grid size of the
modeling space is 823 543.
Experiments are performed from 30 to 1000 samples
on the ANN, GBS, and EBS algorithms. Figure 10
demonstrates how the post-layout performance modeling
error varies with the number of post-layout training
samples in different processes. Note that for the three
techniques, the modeling error decreases as the number
of samples increases.
However, given the same number of post-layout
training samples, GBS can achieve substantially higher
accuracy than ANN, especially if only few samples are
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(a)

(b)

(c)

(d)
(e)
(f)
Fig. 8 OP-AMP designed in different processes is used as an example for performance modeling, where GBS and EBS require
significantly less post-layout samples than ANN to achieve the same accuracy: modeling error for (a) gain in the 65 nm process,
(b) gain in the 180 nm process, (c) GBW in the 65 nm process, (d) GBW in the 180 nm process, (e) PM in the 65 nm process, and
(f) PM in the 180 nm process.

Class
ANN
GBS
EBS

Class
ANN
GBS
EBS

Table 1 Performance modeling error and cost for OP-AMP layout simulation in 65 nm CMOS processes.
Number of Error for gain Error for GBW Error for PM Simulation cost Fitting cost Total modeling cost Speedup than
samples
(%)
(%)
(%)
(s)
(s)
(s)
ANN
1000
0.779
0.871
0.972
37 010
247
37 257
–

100
0.770
0.861
0.949
4060
258
4318
8.63

100
0.760
0.855
0.967
4060
68
4128
9.02
Table 2 Performance modeling error and cost for OP-AMP layout simulation in 180 nm CMOS processes.
Number of Error for gain Error for GBW Error for PM Simulation cost Fitting cost Total modeling cost Speedup than
samples
(%)
(%)
(%)
(s)
(s)
(s)
ANN
1000
0.684
0.851
0.778
29 840
244
30 084
–

100
0.670
0.830
0.682
3330
188
3518
8.55

100
0.681
0.810
0.722
3330
62
3392
8.87

available. In this example, as a linear mapping technique,
EBS has a low modeling efficiency. Therefore, we can
easily know that the post-layout mapping model of the
COM circuit is nonlinear, while the post-layout mappimg
model of OP-AMP circuit is linear. These results are
summarized in Tables 3 and 4, which further compare the
modeling error and cost of ANN and GBS techniques.
Similar to the results of the experiment on OM-AMP,
the GMMF (GBS) technique can achieve a more than
5x runtime speedup over ANN without surrendering any
accuracy.
In our experiments, if only a few samples are available,
then GBS performs better in the mapping model of COM
circuit which achieves 5 runtime speedup without

surrendering any accuracy, whereas the EBS is not
suitable for modeling it. Both the EBS and GBS can
achieve more than 8x runtime speedup in the mapping
model of the OP-AMP circuit without surrendering any
accuracy.

5

Conclusion

In this paper, a novel GMMF algorithm is proposed
for an efficient high-dimensional performance modeling
of post-layout simulations. The GMMF reuses the
pre-trained ANN simulation model of schematics,
and builds the post-layout model with few mapping
coefficients. Therefore, the computational cost of
post-layout simulation performance modeling can
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(a)

Fig. 9

Schematic and layout of COM circuit.

(b)
Fig. 10 COM designed in different processes used as another
example for performance modeling, where GBS requires
significantly less post-layout samples than ANN to achieve the
same accuracy, (a) 65 nm and (b) 180 nm.

Table 3 Performance modeling error and cost for the COM layout simulation in the 65 nm CMOS processes.
Class Number of samples Error for output delay (%) Simulation cost (s) Fitting cost (s) Total modeling cost (s) Speedup than ANN
ANN
1000
6.674
231 750
268
232 018
–

GBS
100
6.61
39 560
278
39 838
5.82
Table 4 Performance modeling error and cost for the COM layout simulation in the 180 nm CMOS processes.
Class Number of samples Error for output delay (%) Simulation cost (s) Fitting cost (s) Total modeling cost (s) Speedup than ANN
ANN
1000
5.331
223 314
263
223 577
–

GBS
100
5.114
41 080
272
41 352
5.41

be substantially reduced. We solve low-dimensional
models with a small number of mapping coefficients
instead of high-dimensional models with a large number
of unknown model coefficients. In our experiments, all
the modeling data are generated from a novel parametric
design framework based on the Python API. Two circuit
examples designed on two topologies of OP-AMP and
COM in different commercial processes demonstrate
that the GMMF technique can achieve a more than 5
runtime speedup over the ANN without surrendering
any accuracy.
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